Abstract. With the development of integrated circuit design into 65nm process, interconnect delay has become one of the key factors that hinder the convergence of time sequence. Firstly, the determinants of interconnect delay are analyzed by Elmore delay model, and then experiments are carried out at the stage of circuit physical design. Verify the metal layer, metal width, buffer driving ability and buffer number can effectively optimize the interconnect delay.
Introduction
With the design of integrated circuits entering the nanometer stage, especially the process nodes of 65nm and below, the chip integration is getting higher and higher, and the chip scale is gradually increasing, reaching tens of millions or even hundreds of millions of gates.At the same time, the size of transistors and interconnects are scaled down, and the resistance and coupling capacitance of the interconnects are constantly increasing due to the scaled reduction of the width and spacing of the interconnects. As a result, the delay of the interconnects is constantly increasing, which has become a key consideration in the back-end physical design.With the increase of chip area, there will inevitably be a large number of long-distance interconnects, which will cause great restrictions on timing convergence, especially for critical paths, thus affecting the timing, resulting in functional errors.
The basic way to reduce interconnect delay is to use better interconnect materials.Silicide and copper interconnects help to reduce the resistance of polycrystalline silicon and metal wires, respectively, and insulation layers with low-K dielectric can reduce capacitance [1] .Copper and low-K dielectric insulators have been widely used in nanoscale CMOS processes, but new materials can only be temporarily maintained for one or two generations, which can not solve the fundamental problem of long wire delay.Updating design technology is the only way to solve this problem.On this basis, the interconnect delay optimization experiment is carried out by optimizing the line width spacing and inserting buffer in the circuit physical design stage.The results show that the method can effectively reduce the delay of interconnection.
Interconnect Delay Estimation

To analyze long interconnect wire, we first need to establish an analytical model for them. Because the parasitic parameter of a wire is distribute along its length rather than concentrating on one point. Therefore, for a longer wire, it can be expressed as a lumped n section RC structure [2] ,as shown in Figure 1 .Then the approximate model Elmore delay model is used to calculate the delay of the wire. Let the length of the wire be L, the equivalent resistance of the long wire be R wire , nd the equivalent capacitance be C wire . Divide the wire into n segments, and the length of each segment be l=L/n.Let r and c be the resistance and capacitance of the per unit length, so that each resistance and capacitance is rL/n and cL/n, respectively.
Using the Elmore delay formula, the delay time of the whole wire can be calculated T D :
When the n value tends to infinity, the Eq.1 is simplified as follows:
Delay Optimization
Clock routing usually has the highest priority of cabling due to its importance and particularity. As far as possible, avoid the clock deviation and control the total length and delay of the interconnect.The clock subtree topology is generated by minimizing the clock bias and the total routing length.When the clock line is routed, the length of the connection is optimized and the delay balance is guaranteed. According to Eq.2, the interconnect delay can be optimized by three points: equivalent resistance Rwire, equivalent capacitance Cwire and interconnect length L. Firstly, The increase of resistance is the main reason for the sharp increase of RC delay in interconnects. To reduce the resistance, the cross-sectional area of the interconnect can be increased, such as increasing the width and thickness of the interconnect. Because the resistance of the interconnect is proportional to the length of the interconnect, it is inversely proportional to the cross-sectional area of the interconnect.Therefore, on the premise of the continuous increase of interconnects, increasing the thickness of the interconnects properly can reduce the resistance of the interconnects, thereby reducing the overall resistance.
Secondly, the capacitance is mainly composed of the coupling capacitance of metal to substrate and the coupling capacitance of the interconnects around the metal.As the chip size continues to shrink, the distance between adjacent interconnects is also decreasing, and the coupling capacitance between interconnects is inversely proportional to their spacing, so the capacitance of interconnects is also increasing.To reduce capacitance, a higher metal can be used to connect or reduce the side area of the metal. Multiply line width metal can reduce the resistance of the metal itself, and multiple spacing can reduce the coupling capacitance of the metal.Thus, the delay of interconnection can be effectively reduced, the reliability of clock network can be increased, and the sensitivity of clock deviation can be reduced [3] .
Then we can reduce the interconnect length L.The insertion buffer can split the interconnect into segments, but the insertion buffer also introduces additional delay.And different numbers, types and driving capacity will result in different optimization results. The interconnect is divided into several segments to calculate the delay of each segment separately, and then the total delay of the whole segment is calculated by adding the delay of each segment. As shown in Figure 2 , when the m buffer is inserted, the interconnect is divided into m+1 segments, and the delay of each conductor is t:
Assuming that the delay of the buffer is fixed to t_b , the total delay T of the interconnect is m after the insertion of the buffer is T: [5] .
Interconnect Delay Estimation Experiments
In order to study the effects of metal layer, metal width, buffer driving ability and buffer number on interconnect delay, set the long interconnect distance between the two registers A and B to 2000um, and the interconnect delay is about 823ps.It is assumed that there is no other logic between the two registers A and B.All experiments are carried out in the physical design and routing phase without considering the effects of crosstalk and OCV.
The experiments were carried out using multiple width and multiple spacing M7 and top metal M9. The experimental results are shown in Fig. 3 . The nWmS in the picture represents the n double line width and m times spacing of M7 metal, and the n and m ranges from 1 to 8. When M7 is 5W5S, the delay of interconnect is minimised by 465ps, and the delay is optimized by 44%. When M7 is only 1W1S, the delay of the 2000 interconnects is 823ps.With the increase of the width and spacing of M7, the delay of interconnects decreases.When the high level metal M9 is replaced, the delay of the interconnect is reduced from 823ps to 297ps, and the delay is optimized by 64%.However, this method also has its drawbacks, that is, multiple widths and multiple spacing metal will occupy a large number of wiring space, which may make some wires can not be distributed, resulting in congestion in the design, so it should be combined with the design characteristics of rational use.
The delay of the long interconnect is 823ps, and the delay of the buffer is usually 15ps~25ps. According to Eq.5, when the m=5 or 6 stage buffer is inserted, the total delay of the interconnection line is the minimum. Buffers with different driving intensities are inserted into the same long wire, and BUFFD16 is the best one for interconnect delay optimization as shown in Fig. 4 . So on this basis, the experiment of inserting different numbers of BUFFD16 is carried out ,as shown in Fig. 5 .. It can be seen that the total delay of long interconnects decreases first and then increases when the multi-stage buffer is inserted. This is because a part of the delay of the buffer itself is introduced when inserting the buffer, so insertion buffer optimization is not the more the better, to insert the appropriate number of optimization results. In addition, the different types of bumper will also affect the optimization effect, as shown in Fig. 6 . Replacing an even number of buffers with an equal number of inverters can reduce the total delay of interconnects and buffers by about 8% and save some wiring space. Because the area of inverters with the same driving capability is less than the area of buffers. But at any time, inverter's optimization results can exceed buffers.
Summary
In this paper, the influence factors and optimization methods of interconnect delay in large-scale physical design under deep submicron technology are analyzed, and the effects of different factors on interconnect delay are experimentally studied. Increasing the interconnect width and inserting the appropriate number of buffers can effectively optimize the delay. Replacing even number of buffers on interconnects with the same number of inverters can reduce the delay between interconnects and increase the wiring space. The use of high level metal can reduce the delay of long interconnect more, but it will increase the demand of cabling resources.
